Avatar for Microchip Technology
Makes semiconductors and embedded control solutions
  • B2B
  • Public Stage
    Publicly traded company
  • Top Investors
    This company has received a significant amount of investment from top investors

Senior Engineer II - Layout

Posted: 1 week ago
Job Location
Remote Work Policy

In office

Visa Sponsorship

Not Available

RelocationAllowed
Skills
Integration
Memory
Automation
Digital
ASIC
Layout
Reliability
Physical Verification
Analog
routing
Digital Layout
Power Distribution
IO
Connectivity
Floorplanning
Verification
Memory Layout
extraction
Electromigration
Floorplans
Analog Layout
Interconnect
Mixed-Signal
Manufacturability
Physical Layout
Matching
Shielding
Coupling
Release Practices
Parasitic
Device Structures
Mixed-Signal Layout
Layout Structures
Semiconductor Physical Layout
Design-Closure
Semiconductor Custom Layout
IO Layout
ASIC Layout
SoC Layout
Layout Architectures
Physical-Verification
Tapeout-Readiness
Design-Rule
Custom Physical Design
Device Placement

About the job

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Join the Layout Engineering team as a Senior Engineer II-Layout supporting highly complex semiconductor physical layout, integration, extraction, verification, manufacturability, reliability, and design-closure challenges. This role is best suited for candidates with 7.5–10 years of relevant experience in semiconductor custom or physical layout, analog, digital, mixed-signal, memory, IO, ASIC, SoC, physical verification, or a closely related area.

In this role, you will integrate highly complex layout, circuit, technology, reliability, manufacturing, risk, and cross-functional technical decisions within approved scope, partner with circuit design, physical design, verification, technology, CAD, product, test, manufacturing, quality, reliability, and leadership teams, and help deliver robust physical implementation, verification closure, manufacturability, reliability, and product outcomes.

Responsibilities:

  • Define and execute highly complex layout architectures, floorplans, device structures, interconnect, power distribution, matching, shielding, extraction, and verification strategies within approved scope.
  • Integrate circuit, interface, technology, performance, power, area, reliability, manufacturability, design-rule, and schedule requirements.
  • Resolve critical layout, connectivity, parasitic, matching, coupling, electromigration, physical-verification, integration, or tapeout-readiness issues through structured root-cause leadership.
  • Evaluate evidence quality, uncertainty, risks, dependencies, waivers, and alternative approaches; communicate decision-ready recommendations.
  • Coordinate cross-functional technical decisions and layout closure within approved scope.
  • Establish reusable layout structures, automation, verification, extraction, design-rule, and release practices.
  • Review decision-ready requirements, floorplans, layouts, extracted results, reports, waivers, defects, and release evidence.
  • Provide advanced technical guidance while organizational authority remains separately approved.

Requirements/Qualifications:

Minimum qualifications: Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Physics, or a related field with 7.5–10 years of relevant experience in semiconductor layout, custom physical design, analog, digital, mixed-signal, memory, IO, ASIC or SoC layout, floorplanning, device placement, routing, extraction, physical verification, or closely related equivalent experience.

Qualified candidates should demonstrate analytical thinking, semiconductor-layout judgment, geometric and spatial reasoning, structured problem solving, verification discipline, root-cause analysis, technical documentation, evidence-based communication, cross-functional collaboration, quality focus, and the ability to work with complex design rules, schematics, devices, interconnect, parasitics, reliability, manufacturing, and signoff information.

Successful candidates are expected to demonstrate:

  • Employment stability, reliability, and sustained accountability in prior roles.
  • Effective teamwork and cross-functional collaboration.
  • Integrity and accuracy in representing qualifications, experience, and credentials.

Preferred Qualifications:

  • Experience with semiconductor custom, analog, digital, mixed-signal, memory, IO, pad, RF, ASIC, or SoC layout.
  • Experience with floorplanning, device placement, routing, matching, shielding, power distribution, extraction, DRC, LVS, ERC, antenna, density, reliability, or physical-verification closure.
  • Experience with layout and physical-verification tools, scripting, automation, process-design kits, advanced process nodes, or design-for-manufacturing methods.
  • Master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Physics, or a related field.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Handling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

70% sitting, 15% standing, 15% walking; 100% in doors; Usual business hours.

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $70,304-$205,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. *does not** accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.*

About the company

Microchip Technology company logo
Makes semiconductors and embedded control solutions5000+ Employees
Company Location
Chandler
Company Size
5000+
Company Industries
Semiconductors
  • B2B
  • Public Stage
    Publicly traded company
  • Top Investors
    This company has received a significant amount of investment from top investors
Learn more about Microchip Technology image

Funding

AMOUNT RAISED
$1.3B
FUNDED OVER
1 round
Round
S
$1320000000
Seed - Mar 2025

Similar Jobs

Kargo company logo
Kargo
Kargo is building the AI-powered infrastructure for an autonomous supply chain
ANELLO Photonics company logo
ANELLO Photonics
ANELLO is building advanced navigation sensor solutions for the autonomous world
Astranis company logo
Astranis
Building next-generation internet satellites to get the world online
Cyberhaven company logo
Cyberhaven
Trace your data to protect it like never before
Neuralink company logo
Neuralink
Ultra-high bandwidth brain-machine interfaces to connect humans and computers
IonQ company logo
IonQ
Building the world’s best quantum computers to solve the world’s most ecomplex problems
Tracevision company logo
Tracevision
AI video analysis for people, vehicles, and everything in between
tribe.ai company logo
tribe.ai
We embed elite AI engineers to ship real, production-grade AI for enterprises